IEEE / ANSI · S̄R̄

ANSI cross-coupled NAND latch

Two NAND gates with outputs fed back to each other, forming an SR latch with active-low set and reset.

In plain English

What does ANSI cross-coupled NAND latch mean?

Drawing the latch as two cross-coupled NAND gates shows its construction explicitly. A low on the set input forces Q high; a low on the reset input forces the complement high. With both inputs high the latch holds. Both inputs low drives both outputs high, which is normally treated as invalid.

A simple example

This drawing form is common in teaching material, switch debounce circuits and older schematics where the latch is built from a quad NAND package. It lets a reviewer see the feedback paths and the pins used.

Identify the device and formRead the connections and stateCheck the equipment reference
A guide to reading this reference. The original symbol illustration and its drawing notes appear below; these boxes are not a wiring diagram.

What the drawings help you do

Because the latch is built from gates, the drawing shows nothing about which state it adopts at power-up. If a defined state is needed, a reset pulse or a pull network must be shown.

This particular reference

Two NAND gates with outputs fed back to each other, forming an SR latch with active-low set and reset. The cross-coupled NOR latch has active-high inputs.

Signal
Electrical information passed between devices, rather than necessarily the main power supply.
Schematic
A drawing showing function and connections rather than physical appearance.

Read the source: SN74HC00 — NAND gate logic · SN74LS279A — set-reset latches

IEEE / ANSI · Two NAND outlines with each output fed back to the other gate's input

Distinctive-shape form as used in IEEE/ANSI-style schematics and manufacturer data books. Independent educational drawing; exact standard geometry and compliance are not asserted. The counterpart is the matching functional concept; no equivalence of every detailed standard graphic is asserted.

Shown as an independently authored educational illustration. Use the cited publication and drawing legend to verify the required drafting form.

Schematic · S̄R̄ANSI cross-coupled NAND latch: original educational illustration
Original educational illustrationNot to scale · See source and graphic notes

What it represents

Drawing the latch as two cross-coupled NAND gates shows its construction explicitly. A low on the set input forces Q high; a low on the reset input forces the complement high. With both inputs high the latch holds. Both inputs low drives both outputs high, which is normally treated as invalid.

This drawing form is common in teaching material, switch debounce circuits and older schematics where the latch is built from a quad NAND package. It lets a reviewer see the feedback paths and the pins used.

Because the latch is built from gates, the drawing shows nothing about which state it adopts at power-up. If a defined state is needed, a reset pulse or a pull network must be shown.

How to read it

  • Inputs are active low.
  • Both inputs low gives both outputs high and is usually avoided.

Information to show or reference

  • Draw the feedback paths clearly without ambiguous crossings.
  • Mark inputs as active low in the net names.
  • Show any power-up reset arrangement.

A distinction that matters

The cross-coupled NOR latch has active-high inputs.

Sources you can follow

These public references support the explanation and provide further detail. Their graphics and downloadable files remain with their publishers.

SN74HC00 — NAND gate logic

NAND gate documentation for the building block.

Texas Instruments · Public reference checked 14 October 2026 · Link only

SN74LS279A — set-reset latches

SR latch device documentation.

Texas Instruments · Public reference checked 14 October 2026 · Link only

About this graphic

This illustration was authored independently by Elora Grid to explain the concept. It is not reproduced from a customer drawing, an official standard graphic or a manufacturer CAD file. Its correspondence to an exact IEC or IEEE symbol identifier has not been certified.

SVG and DXF downloads contain this original artwork. DXF uses unscaled drawing units; a GA envelope supplies no product dimensions, clearances or fabrication information. Original artwork is available under CC BY 4.0. Third-party references retain their own terms.

Entry JSON · Entry Markdown · Last editorial update: 28 October 2026

Put the reference into a drawing workflow.

Elora Grid helps electrical teams work with drawings, specifications and equipment information. Explore the drafting workflow or join the early-access waitlist.

Explore drafting