NAND gate
A logic gate that inverts the result of an AND operation.
Four-input D-shaped NAND gate with an output bubble; its output goes low only when all four inputs are high.
In plain English
A four-input NAND gate is drawn with the AND outline, four input leads and a bubble at the output. The output is low only when every input is high. The function is supplied by dual four-input NAND packages and is a common building block for address decoding and multi-condition alarms.
Where some inputs are active low in the design intent, the drawing may show the same device in its De Morgan form as an OR outline with bubbled inputs. Either representation is valid, but the chosen form should match the meaning of the signals so that the sheet reads naturally.
The symbol alone does not show which package or gate section is used. Reference designators and pin numbers come from the device schedule.
Four-input D-shaped NAND gate with an output bubble; its output goes low only when all four inputs are high. An OR outline with bubbled inputs is the De Morgan equivalent of the same NAND function.
Read the source: SNx4HC20 dual 4-input NAND gates
Distinctive-shape form as used in IEEE/ANSI-style schematics and manufacturer data books. Independent educational drawing; exact standard geometry and compliance are not asserted. The counterpart is the matching functional concept; no equivalence of every detailed standard graphic is asserted.
Shown as an independently authored educational illustration. Use the cited publication and drawing legend to verify the required drafting form.
A four-input NAND gate is drawn with the AND outline, four input leads and a bubble at the output. The output is low only when every input is high. The function is supplied by dual four-input NAND packages and is a common building block for address decoding and multi-condition alarms.
Where some inputs are active low in the design intent, the drawing may show the same device in its De Morgan form as an OR outline with bubbled inputs. Either representation is valid, but the chosen form should match the meaning of the signals so that the sheet reads naturally.
The symbol alone does not show which package or gate section is used. Reference designators and pin numbers come from the device schedule.
An OR outline with bubbled inputs is the De Morgan equivalent of the same NAND function.
These public references support the explanation and provide further detail. Their graphics and downloadable files remain with their publishers.
Manufacturer documentation for dual four-input NAND gates.
This illustration was authored independently by Elora Grid to explain the concept. It is not reproduced from a customer drawing, an official standard graphic or a manufacturer CAD file. Its correspondence to an exact IEC or IEEE symbol identifier has not been certified.
SVG and DXF downloads contain this original artwork. DXF uses unscaled drawing units; a GA envelope supplies no product dimensions, clearances or fabrication information. Original artwork is available under CC BY 4.0. Third-party references retain their own terms.
Elora Grid helps electrical teams work with drawings, specifications and equipment information. Explore the drafting workflow or join the early-access waitlist.