IEC random-access memory (RAM)
IEC element marked RAM with address grouping, a write control input and A-labelled data inputs and outputs.
IEC element marked ROM with grouped address inputs and data outputs that read the addressed word.
In plain English
A ROM is drawn with the ROM additional drawing mark, usually followed by its organisation such as 256x8. Address inputs are grouped with a binary grouping bracket marked A, and data outputs carry an A label to show they deliver the addressed word. Enable inputs often control three-state outputs.
On control drawings ROM symbols document lookup tables, character generators or firmware storage on logic boards. The organisation figure tells a reviewer the address range and data width at a glance.
The symbol does not show the stored content. The content reference, such as a firmware or table file revision, should be noted next to the symbol.
IEC element marked ROM with grouped address inputs and data outputs that read the addressed word. RAM adds write inputs; ROM outputs only.
Read the source: Overview of IEEE Standard 91-1984: explanation of logic symbols (SDYZ001A)
Qualifying-symbol and dependency conventions as explained in TI's public overview of IEEE Std 91-1984, which incorporates IEC 617-12 work. Independent educational drawing; not certified IEC geometry or an IEC database identifier.
Shown as an independently authored educational illustration. Use the cited publication and drawing legend to verify the required drafting form.
A ROM is drawn with the ROM qualifier, usually followed by its organisation such as 256x8. Address inputs are grouped with a binary grouping bracket marked A, and data outputs carry an A label to show they deliver the addressed word. Enable inputs often control three-state outputs.
On control drawings ROM symbols document lookup tables, character generators or firmware storage on logic boards. The organisation figure tells a reviewer the address range and data width at a glance.
The symbol does not show the stored content. The content reference, such as a firmware or table file revision, should be noted next to the symbol.
RAM adds write inputs; ROM outputs only.
These public references support the explanation and provide further detail. Their graphics and downloadable files remain with their publishers.
Lists ROM and describes A dependency for memories.
This illustration was authored independently by Elora Grid to explain the concept. It is not reproduced from a customer drawing, an official standard graphic or a manufacturer CAD file. Its correspondence to an exact IEC or IEEE symbol identifier has not been certified.
SVG and DXF downloads contain this original artwork. DXF uses unscaled drawing units; a GA envelope supplies no product dimensions, clearances or fabrication information. Original artwork is available under CC BY 4.0. Third-party references retain their own terms.
Elora Grid helps electrical teams work with drawings, specifications and equipment information. Explore the drafting workflow or join the early-access waitlist.