Serial-in parallel-out register
Shifts serial input data through storage stages to parallel outputs at the documented clock events.
Combines a serial shift path with a separate output-storage stage.
Combines a serial shift path with a separate output-storage stage.
On a schematic, identify the shift clock, output-latch clock and output-enable polarity and trace the output word and serial-cascade connection. Keep the component tag and signal/reference names consistent across the control drawing, terminal schedule and device documentation.
The shift clock changes internal shift storage; a separate latch action updates the retained output word.
The preview is an independently drawn educational functional reference. Add the selected component’s actual power pins, terminal numbers, timing or analogue reference details when producing a construction drawing.
The shift clock changes internal shift storage; a separate latch action updates the retained output word.
These public references support the explanation and provide further detail. Their graphics and downloadable files remain with their publishers.
Public primary manufacturer documentation establishes the component function or circuit/topology relationship. Preview geometry and drafting explanations are independently authored.
This illustration was authored independently by Elora Grid to explain the concept. It is not reproduced from a customer drawing, an official standard graphic or a manufacturer CAD file. Its correspondence to an exact IEC or IEEE symbol identifier has not been certified.
SVG and DXF downloads contain this original artwork. DXF uses unscaled drawing units; a GA envelope supplies no product dimensions, clearances or fabrication information. Original artwork is available under CC BY 4.0. Third-party references retain their own terms.
Elora Grid helps electrical teams work with drawings, specifications and equipment information. Explore the drafting workflow or join the early-access waitlist.