OR gate
A positive-logic element whose output is true when at least one input is true.
A logic gate that inverts an inclusive-OR result.
A logic gate that inverts an inclusive-OR result.
On a schematic, identify the input truth convention and inverted output and trace the downstream logic and reset/permissive interface. Keep the component tag and signal/reference names consistent across the control drawing, terminal schedule and device documentation.
NOR is different from NAND because the underlying input combination is OR rather than AND.
Terminal letters describe electrical roles, not package pin numbers. Check the selected public datasheet for the actual pin assignment, polarity and any internally connected terminals before completing the drawing.
NOR is different from NAND because the underlying input combination is OR rather than AND.
These public references support the explanation and provide further detail. Their graphics and downloadable files remain with their publishers.
Public primary manufacturer documentation establishes the component function or circuit/topology relationship. Preview geometry and drafting explanations are independently authored.
This illustration was authored independently by Elora Grid to explain the concept. It is not reproduced from a customer drawing, an official standard graphic or a manufacturer CAD file. Its correspondence to an exact IEC or IEEE symbol identifier has not been certified.
SVG and DXF downloads contain this original artwork. DXF uses unscaled drawing units; a GA envelope supplies no product dimensions, clearances or fabrication information. Original artwork is available under CC BY 4.0. Third-party references retain their own terms.
Elora Grid helps electrical teams work with drawings, specifications and equipment information. Explore the drafting workflow or join the early-access waitlist.