XOR
Exclusive-OR gate
For two positive-logic inputs, produces a true output when the input states differ.
Schematic
Symbols · PARITY
Parity generator / checker
Computes a parity indication from the defined digital input word.
Schematic · PARITY
What it represents
Computes a parity indication from the defined digital input word.
On a schematic, identify the data width, odd/even convention and cascade mapping and trace the parity output and check/alarm interface. Keep the component tag and signal/reference names consistent across the control drawing, terminal schedule and device documentation.
A parity check detects a defined class of bit errors; it is not a complete CRC, data-integrity or safety protocol.
The preview is an independently drawn educational functional reference. Add the selected component’s actual power pins, terminal numbers, timing or analogue reference details when producing a construction drawing.
How to read it
- Identify the data width, odd/even convention and cascade mapping.
- Trace the parity output and check/alarm interface.
Information to show or reference
- Label the data width, odd/even convention and cascade mapping.
- Cross-reference the parity output and check/alarm interface.
- Add the selected device or circuit documentation revision, power/reference connections and project signal convention.
A distinction that matters
A parity check detects a defined class of bit errors; it is not a complete CRC, data-integrity or safety protocol.
Sources you can follow
These public references support the explanation and provide further detail. Their graphics and downloadable files remain with their publishers.
SN74LS280 — odd/even parity generation and checking
Public primary manufacturer documentation establishes the component function or circuit/topology relationship. Preview geometry and drafting explanations are independently authored.
About this graphic
This illustration was authored independently by Elora Grid to explain the concept. It is not reproduced from a customer drawing, an official standard graphic or a manufacturer CAD file. Its correspondence to an exact IEC or IEEE symbol identifier has not been certified.
SVG and DXF downloads contain this original artwork. DXF uses unscaled drawing units; a GA envelope supplies no product dimensions, clearances or fabrication information. Original artwork is available under CC BY 4.0. Third-party references retain their own terms.
Explore related references
Put the reference into a drawing workflow.
Elora Grid helps electrical teams work with drawings, specifications and equipment information. Explore the drafting workflow or join the early-access waitlist.